Dutta, U., K. Soni, M. and Pattanaik, M. (2018) “Design & Optimization of Gate-All-Around Tunnel FET for Low Power Applications”, International Journal of Engineering & Technology, 7(4), pp. 2263–2270. doi:10.14419/ijet.v7i4.12352.