Ragavendran, U., Ramachandran, M. and ., . (2018) “Low Power and Low Area Junction-less Tunnel FET Design”, International Journal of Engineering & Technology, 7(3.1), pp. 155–157. doi:10.14419/ijet.v7i3.1.17076.