[1]
S. Kamar, A. Fouda, A. Zekry, and A. Elmahdy, “FPGA implementation of RS codec with interleaver in DVB-T using VHDL”, IJET, vol. 6, no. 4, pp. 171–180, Nov. 2017, doi: 10.14419/ijet.v6i4.8205.