[1]
M. S. Kumar, S. Kumar Tulasi, N. Srinivasulu, V. Lakshmi Bandi, and K. Hari Kishore, “Bit wise and delay of vedic multiplier”, IJET, vol. 7, no. 1.5, pp. 26–30, Dec. 2017, doi: 10.14419/ijet.v7i1.5.9117.