M. Siva Kumar, S. Syed Shameem, M. Raghu Sai, D. Nikhil, P. Kartheek, and K. Hari Kishore, “Efficient and low latency turbo encoder design using Verilog-Hdl”, IJET, vol. 7, no. 1.5, pp. 37–41, Dec. 2017, doi: 10.14419/ijet.v7i1.5.9119.