[1]
S. Nazeer Hussain and K. Hari Kishore, “Performance evaluation of heuristic algorithms in floor planning for ASIC design”, IJET, vol. 7, no. 1.5, pp. 56–61, Dec. 2017, doi: 10.14419/ijet.v7i1.5.9122.