C. Sapna Kumari and K. V. Prasad, “Analysis of power reduction and implementation on FPGA for AES-128bits using BEDT schemes”, IJET, vol. 7, no. 1.5, pp. 126–134, Dec. 2017, doi: 10.14419/ijet.v7i1.5.9134.