[1]
C. CVS, S. C, P. R. Venkateswaran, K. Prasad, and V. S. Ramakrishna, “Design of High-Speed Multiplier Architecture Based on Vedic Mathematics”, IJET, vol. 7, no. 2.4, pp. 105–108, Mar. 2018, doi: 10.14419/ijet.v7i2.4.11228.