[1]
C. Kilaru, D. JKR Sastry, and D. K RajaSekhara Rao, “Testing distributed embedded systems through logic analyzer”, IJET, vol. 7, no. 2.7, pp. 297–302, Mar. 2018, doi: 10.14419/ijet.v7i2.7.10601.