K. Nageswara Rao, G. Veerendra Nath, and K. Hari Kishore, “Crosstalk noise minimization in novel through silicon via structures”, IJET, vol. 7, no. 2.8, pp. 56–62, Mar. 2018, doi: 10.14419/ijet.v7i2.8.10325.