F. Noorbasha, “A VLSI implementation of train collision avoidance system using Verilog HDL”, IJET, vol. 7, no. 2.8, pp. 386–391, Mar. 2018, doi: 10.14419/ijet.v7i2.8.10468.