[1]
G. P and R. V. S. Satyanarayana, “An improved design of reversible adder/subtractor”, IJET, vol. 7, no. 2.12, pp. 182–183, Apr. 2018, doi: 10.14419/ijet.v7i2.12.11275.