G. K.R, R. N.R, S. K, and V. K, “Performance analysis of VLSI floor planning based on artificial bee colony algorithm”, IJET, vol. 7, no. 2.33, pp. 755–758, Jun. 2018, doi: 10.14419/ijet.v7i2.33.15490.