N. Imocha Singh and P. V. Joshi, “A Brief Review for Semiconductor Memory Testing Based on BIST Techniques”, IJET, vol. 7, no. 3.1, pp. 98–100, Aug. 2018, doi: 10.14419/ijet.v7i3.1.16807.