B. Kaleeswari and S. Kaja Mohideen, “Design, Implementation and Analysis of 8T SRAM Cell in Memory Array”, IJET, vol. 7, no. 3.1, pp. 101–105, Aug. 2018, doi: 10.14419/ijet.v7i3.1.16808.