U. Ragavendran, M. Ramachandran, and . ., “Low Power and Low Area Junction-less Tunnel FET Design”, IJET, vol. 7, no. 3.1, pp. 155–157, Aug. 2018, doi: 10.14419/ijet.v7i3.1.17076.