P. Sasipriya and V. S Kanchana Bhaaskaran, “Low power combinational and sequential logic circuits using clocked differential cascode adiabatic logic (CDCAL)”, IJET, vol. 7, no. 3, pp. 1548–1551, Jul. 2018, doi: 10.14419/ijet.v7i3.14632.