R. Gupta, A. Pandey, and R. K.Baghel, “Efficient design of chaos based 4 bit true random number generator on FPGA”, IJET, vol. 7, no. 3, pp. 1783–1785, Aug. 2018, doi: 10.14419/ijet.v7i3.16586.