L. K. TOLENTINO, M. V. PADILLA, and R. SERFA JUAN, “FPGA-based redundancy bits reduction algorithm using the enhanced error detection correction code”, IJET, vol. 7, no. 3, pp. 1008–1013, Jun. 2018, doi: 10.14419/ijet.v7i3.12681.