M. Kathirvelu and H. Bindu, “Design and Implementation of Low Power, Area Efficient Full Adder for High Performance Digital Circuit Applications”, IJET, vol. 7, no. 3.20, pp. 584–587, Sep. 2018, doi: 10.14419/ijet.v7i3.20.22946.