K. Kumar ATA, D. Seshasayanan R, and . ., “FPGA implementation of Leading One Detector using Genetic Algorithm”, IJET, vol. 7, no. 3.20, pp. 616–619, Sep. 2018, doi: 10.14419/ijet.v7i3.20.22953.