V. Nath Nune and A. Purna R, “Novel design of multiplexer and demultiplexer using reversible logic gates”, IJET, vol. 7, no. 3.29, pp. 80–87, Aug. 2018, doi: 10.14419/ijet.v7i3.29.18466.