S. T and D. A. S. R Murty, “Low power driver receiver topology with delay optimization for on-chip bus interconnects”, IJET, vol. 7, no. 3.29, pp. 180–184, Aug. 2018, doi: 10.14419/ijet.v7i3.29.18554.