G. Chand Naguboina, K. Anusudha, and T. Sravya, “Realization and Synthesis of 4 - bit Universal Shift Register using Logical Reversible Computation in Xilinx”, IJET, vol. 7, no. 3.29, pp. 769–774, Nov. 2018, doi: 10.14419/ijet.v7i4.29.21656.