[1]
M. Parvathi, “Two Cell Fault Models and Parasitic RC Test Method for Embedded SRAM”, IJET, vol. 7, no. 4.29, pp. 235–238, Nov. 2018, doi: 10.14419/ijet.v7i4.29.26262.