B. Kumar Patel and J. Kanung, “Diminished-1 multiplier using modulo adder”, IJET, vol. 7, no. 4.20, pp. 31–35, Nov. 2018, doi: 10.14419/ijet.v7i4.20.22117.