H. M. S. M S and J. D, “Design & Simulation Of 64-Bit Hybrid Processor Instruction Set Using Verilog”, IJET, vol. 7, no. 4.36, pp. 373–382, Dec. 2018, doi: 10.14419/ijet.v7i4.36.23810.