U. Dutta, M. K. Soni, and M. Pattanaik, “Design & Optimization of Gate-All-Around Tunnel FET for Low Power Applications”, IJET, vol. 7, no. 4, pp. 2263–2270, Sep. 2018, doi: 10.14419/ijet.v7i4.12352.