[1]
S. Alla and B. S H, “Designing and Implementation of Efficient (2i x j) Reversible RAM-Array Module”, IJET, vol. 7, no. 3.12, pp. 808–812, Jul. 2018, doi: 10.14419/ijet.v7i3.12.16506.