[1]
G. Prasanna Kumar, P. Kotipalli, and B. T. krishna, “Multi path pipelined architecture with twin parallel processing after second stage for high-speed FFT”, IJET, vol. 7, no. 3.29, pp. 35–38, Aug. 2018, doi: 10.14419/ijet.v7i3.29.18457.