Saravanakumar, U., et al. “Low-Power, Low-Latency Transceiver Design Using D-TGMS Flip-Flop for on-Chip Interconnects”. International Journal of Engineering & Technology, vol. 7, no. 1, Jan. 2018, pp. 106-9, https://doi.org/10.14419/ijet.v7i1.8730.