Dutta, Umesh, et al. “Design & Optimization of Gate-All-Around Tunnel FET for Low Power Applications”. International Journal of Engineering & Technology, vol. 7, no. 4, Sept. 2018, pp. 2263-70, https://doi.org/10.14419/ijet.v7i4.12352.