Ragavendran, U, et al. “Low Power and Low Area Junction-Less Tunnel FET Design”. International Journal of Engineering & Technology, vol. 7, no. 3.1, Aug. 2018, pp. 155-7, https://doi.org/10.14419/ijet.v7i3.1.17076.