T, Sridhar, and Dr A. S. R Murty. “Low Power Driver Receiver Topology With Delay Optimization for on-Chip Bus Interconnects”. International Journal of Engineering & Technology, vol. 7, no. 3.29, Aug. 2018, pp. 180-4, https://doi.org/10.14419/ijet.v7i3.29.18554.