SIVA KUMAR, M; SYED SHAMEEM, S; RAGHU SAI, M.N.V.; NIKHIL, Dheeraj; KARTHEEK, P.; HARI KISHORE, K. Efficient and low latency turbo encoder design using Verilog-Hdl. International Journal of Engineering & Technology, [S. l.], v. 7, n. 1.5, p. 37–41, 2017. DOI: 10.14419/ijet.v7i1.5.9119. Disponível em: https://sciencepubco.com/index.php/ijet/article/view/9119.. Acesso em: 5 dec. 2024.