NATH NUNE, Veerendra; PURNA R, Addanki. Novel design of multiplexer and demultiplexer using reversible logic gates. International Journal of Engineering & Technology, [S. l.], v. 7, n. 3.29, p. 80–87, 2018. DOI: 10.14419/ijet.v7i3.29.18466. Disponível em: https://sciencepubco.com/index.php/ijet/article/view/18466.. Acesso em: 24 nov. 2024.