S, Rishabh; K.M, Harshitha; R KASHYAP, Prajwal; C V S, Chaitanya; C, Sundaresan. BCD Divider Architecture For High Speed VLSI Application Using Vedic Mathematics. International Journal of Engineering & Technology, [S. l.], v. 7, n. 3.29, p. 741–743, 2018. DOI: 10.14419/ijet.v7i4.29.21650. Disponível em: https://sciencepubco.com/index.php/ijet/article/view/21650.. Acesso em: 24 nov. 2024.