M S, Harish M S; D, Jayadevappa. Design & Simulation Of 64-Bit Hybrid Processor Instruction Set Using Verilog. International Journal of Engineering & Technology, [S. l.], v. 7, n. 4.36, p. 373–382, 2018. DOI: 10.14419/ijet.v7i4.36.23810. Disponível em: https://sciencepubco.com/index.php/ijet/article/view/23810.. Acesso em: 22 nov. 2024.