IMOCHA SINGH, Nongthombam; V. JOSHI, Prashant. A Brief Review for Semiconductor Memory Testing Based on BIST Techniques. International Journal of Engineering & Technology, [S. l.], v. 7, n. 3.1, p. 98–100, 2018. DOI: 10.14419/ijet.v7i3.1.16807. Disponível em: https://sciencepubco.com/index.php/ijet/article/view/16807.. Acesso em: 2 may. 2024.