KALEESWARI, B; KAJA MOHIDEEN, S. Design, Implementation and Analysis of 8T SRAM Cell in Memory Array. International Journal of Engineering & Technology, [S. l.], v. 7, n. 3.1, p. 101–105, 2018. DOI: 10.14419/ijet.v7i3.1.16808. Disponível em: https://sciencepubco.com/index.php/ijet/article/view/16808.. Acesso em: 4 may. 2024.