T, Sridhar; A. S. R MURTY, Dr. Low power driver receiver topology with delay optimization for on-chip bus interconnects. International Journal of Engineering & Technology, [S. l.], v. 7, n. 3.29, p. 180–184, 2018. DOI: 10.14419/ijet.v7i3.29.18554. Disponível em: https://sciencepubco.com/index.php/ijet/article/view/18554.. Acesso em: 3 may. 2024.