Sasipriya, P, and V S Kanchana Bhaaskaran. “Low Power Combinational and Sequential Logic Circuits Using Clocked Differential Cascode Adiabatic Logic (CDCAL)”. International Journal of Engineering & Technology 7, no. 3 (July 19, 2018): 1548–1551. Accessed November 22, 2024. https://sciencepubco.com/index.php/ijet/article/view/14632.