S, Rishabh, Harshitha K.M, Prajwal R Kashyap, Chaitanya C V S, and Sundaresan C. “BCD Divider Architecture For High Speed VLSI Application Using Vedic Mathematics”. International Journal of Engineering & Technology 7, no. 3.29 (November 26, 2018): 741–743. Accessed November 24, 2024. https://sciencepubco.com/index.php/ijet/article/view/21650.