Kumar Patel, Beerendra, and Jitendra Kanung. “Diminished-1 Multiplier Using Modulo Adder”. International Journal of Engineering & Technology 7, no. 4.20 (November 28, 2018): 31–35. Accessed November 24, 2024. https://sciencepubco.com/index.php/ijet/article/view/22117.