Imocha Singh, Nongthombam, and Prashant V. Joshi. “A Brief Review for Semiconductor Memory Testing Based on BIST Techniques”. International Journal of Engineering & Technology 7, no. 3.1 (August 4, 2018): 98–100. Accessed May 2, 2024. https://sciencepubco.com/index.php/ijet/article/view/16807.