Chand Naguboina, Gopi, K. Anusudha, and T. Sravya. “Realization and Synthesis of 4 - Bit Universal Shift Register Using Logical Reversible Computation in Xilinx”. International Journal of Engineering & Technology 7, no. 3.29 (November 26, 2018): 769–774. Accessed May 3, 2024. https://sciencepubco.com/index.php/ijet/article/view/21656.