Kathirvelu, M., and Hima Bindu. “Design and Implementation of Low Power, Area Efficient Full Adder for High Performance Digital Circuit Applications”. International Journal of Engineering & Technology 7, no. 3.20 (September 1, 2018): 584–587. Accessed May 6, 2024. https://sciencepubco.com/index.php/ijet/article/view/22946.