Sapna Kumari C, Prasad KV. Analysis of power reduction and implementation on FPGA for AES-128bits using BEDT schemes. IJET [Internet]. 2017 Dec. 31 [cited 2024 Dec. 5];7(1.5):126-34. Available from: https://sciencepubco.com/index.php/ijet/article/view/9134