Gupta R, Pandey A, K.Baghel R. Efficient design of chaos based 4 bit true random number generator on FPGA. IJET [Internet]. 2018 Aug. 22 [cited 2024 Nov. 24];7(3):1783-5. Available from: https://sciencepubco.com/index.php/ijet/article/view/16586