Maria Dominic Savio M, Bonasu A, Goswami S, N S Reshma K. Low Power Clock Gated Delay Buffers. IJET [Internet]. 2018 Sep. 1 [cited 2024 Dec. 22];7(3.34):882-4. Available from: https://sciencepubco.com/index.php/ijet/article/view/19581